menu
Ali Jahanian

Associate Professor

Update: 2024-12-19

Ali Jahanian

Computer Science and Engineering / Computer and Network Architecture

Journal Paper

  1. "Systematic Trojan Detection in Crypto-Systems using the Model Checker"
    Hamed Hossein talaee, Ali Jahanian
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, Vol. 3, pp.1-20, 2024
  2. "Cross-Device Deep Learning Side-Channel Attacks using Filter and Autoencoder"
    Maryam Sadat Tabaeifard, Ali Jahanian
    ISeCure-ISC International Journal of Information Security, Vol. 23, pp.149-158, 2023
  3. "Generic and Scalable DNA-based Logic Design Methodology for Massive Parallel Computation"
    Zohreh Beiki, Ali Jahanian
    JOURNAL OF SUPERCOMPUTING, Vol. 79, pp.1426-1450, 2022
  4. "RTL2DNA: an Automatic Flow of Large-Scale DNA-based Logic Circuit Design"
    Zohreh Beiki, Ali Jahanian
    Scientia Iranica, Vol. 30, pp.1279-1295, 2022
  5. "A Time Randomization based Countermeasure against the Template Side Channel Attack"
    Farshideh Kordi, Hamed Hossein talaee, Ali Jahanian
    ISeCure-ISC International Journal of Information Security, Vol. 14, pp.47-55, 2022
  6. "Analytical design of multi-threshold and high fan-in DNA-based logical sensors to profile the pattern of MS microRNAs"
    Mercedeh Sanjabi, Ali Jahanian
    Biomedical Engineering Letters, Vol. 11, pp.131-145, 2021
  7. "Intensive Analysis of Physical Parameters of Power Sensors for Remote Side-Channel Attacks"
    Milad Salimian, Ali Jahanian
    ISeCure-ISC International Journal of Information Security, Vol. 13, pp.163-176, 2021
  8. "Power side-channel leakage assessment and locating the exact sources of leakage at the early stages of ASIC design process"
    Vahhab Samadi Bokharaie, Ali Jahanian
    JOURNAL OF SUPERCOMPUTING, Vol. 113, pp.2219-2244, 2021
  9. "Multi-input DNA-based Logic Gates for Profiling the microRNA Biomarkers of Hepatitis-C Viral Infection"
    Melika sadat Masoud, Mercedeh Sanjabi, Ali Jahanian
    Journal on Computer Science and Engineering, Vol. 18, pp.16-23, 2021
  10. "Side-channel leakage assessment metrics and methodologies at design cycle: A case study for a cryptosystem"
    Vahhab Samadi Bokharaie, Ali Jahanian
    Journal of Information Security and Applications, Vol. 54, 2020
  11. "RNA Secondary Structured Logic Gates for Profiling the microRNA Cancer Biomarkers"
    Mahsa Yazdani, Zohreh Beiki, Ali Jahanian
    IET Nanobiotechnology, Vol. 14, pp.181-190, 2019
  12. "Drug Discovery Acceleration using Digital Microfluidic Biochip Architecture and computer-aided-design flow"
    Shadi Momtahen, Taajobian Maryam, Ali Jahanian
    International Journal of Engineering, Vol. 32, pp.1169-1176, 2019
  13. "A Customized Digital Microfluidic Biochip Architecture/CAD flow for Drug Discovery Applications"
    Shadi Momtahen, Taajobian Maryam, Ali Jahanian
    IEEE Nanotechnology Magazine, Vol. 13, pp.25-34, 2019
  14. "Multi-threshold and Multi-input DNA Logic Design Style for Profiling the MicroRNA Biomarkers of Real Cancers"
    Mercedeh Sanjabi, Ali Jahanian
    IET Nanobiotechnology, Vol. 13, pp.665-673, 2019
  15. "Real Parallel and Constant Delay Logic Circuit Design Methodology based on the DNA Model-of-Computation"
    Zohreh Beiki, Zahra Zare Dorabi, Ali Jahanian
    MICROPROCESSORS AND MICROSYSTEMS, Vol. 61, pp.217-226, 2018
  16. "Massive Parallel Digital Micrflouidic Biochip Architecture for Automating Large-Scale Biochemistry Assays"
    Abbas Haddad, Maryam Taajobian, Ali Jahanian
    Scientia Iranica, Vol. 25, pp.3461-3474, 2018
  17. "Improved Experimental Time of Ultra large Bioassays using a Parallelized Microfluidic Biochip Architecture/Scheduling"
    Maryam Taajoban, Ali Jahanian
    IET Nanobiotechnology, Vol. 4, pp.484-490, 2017
  18. "DENA A Configurable Micro-architecture and Design Flow for Bio-medical DNA-based Logic Design"
    Zohreh Beiki, Ali Jahanian
    IEEE Transactions on Biomedical Circuits and Systems, Vol. 11, pp.1077-1086, 2017
  19. "Three-dimensional Physical Design Flow for Monolithic 3D-FPGAs to Improve Timing Closure and Chip Area Systems"
    Armin Belghadr, Ali Jahanian
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, Vol. 26, 2017
  20. "Customized Placement Algorithm of Nanoscale DNA Logic Circuits"
    Sedighe Farhadtoosky, Ali Jahanian
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, Vol. 26, 2017
  21. "ASIC Design Protection against Reverse Engineering during the Fabrication Process using Automatic Netlist Obfuscation Design Flow"
    SHARAREH ZAMANZADEH, Ali Jahanian
    ISeCure-ISC International Journal of Information Security, Vol. 8, pp.87-98, 2016
  22. "Higher Flexibililty of Reconfigurable Digital Micro/Nano Fluidic Biochips using an FPGA-Inspired Architecture"
    , Ali Jahanian
    Scientia Iranica, Vol. 23, pp.1554-1562, 2016
  23. "Self Authentication Path Insertion in FPGA-based Design Flow for Tamper-resistant Purpose"
    SHARAREH ZAMANZADEH, Ali Jahanian
    ISeCure-ISC International Journal of Information Security, Vol. 8, pp.53-60, 2016
  24. "Security Path an Emerging Design Methodology to Protect the FPGA IPs against Passive/Active Design Tampering"
    SHARAREH ZAMANZADEH, Ali Jahanian
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, Vol. 32, pp.329-343, 2016
  25. "Higher Security of ASIC Fabrication Process Against Reverse Engineering Attack using Automatic Netlist Encryption Methodology"
    SHARAREH ZAMANZADEH, Ali Jahanian
    MICROPROCESSORS AND MICROSYSTEMS, Vol. 42, pp.1-9, 2016
  26. "Security-aware Register Placement to Hinder Malicious Hardware Updating and Improve Trojan Detectability"
    , Ali Jahanian
    isesco journal of science and technology, Vol. 7, pp.1-7, 2015
  27. "Three-dimensional Switchbox Multiplexing in Emerging 3D-FPGAs to Reduce Chip Footprint and Improve TSV Usage"
    Marzieh Morshedzadeh, Ali Jahanian, Payam Poor Ashraf
    INTEGRATION-THE VLSI JOURNAL, Vol. 50, pp.81-90, 2015
  28. "A Fast Placement Algorithm for Embedded Just-In-Time Reconfigurable Extensible Processing Platform"
    Seyedhassan Daryanavard, Mohammad Eshghi, Ali Jahanian
    JOURNAL OF SUPERCOMPUTING, Vol. 71, pp.121-143, 2014
  29. "High Performance CMOS (4 2) Compressors"
    Abdoreza Pishvaie, Ghassem Jaberipur, Ali Jahanian
    INTERNATIONAL JOURNAL OF ELECTRONICS, Vol. 101, pp.1511-1525, 2014
  30. "Improved Delay and Process Variation Tolerance of Clock Tree Network in Ultra-large Circuits using Hybrid RF/Metal Clock Routing"
    , Ali Jahanian
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, Vol. 23, pp.1-19, 2014
  31. "High Performance CMOS (4 2) compressor"
    , Ghassem Jaberipur, Ali Jahanian
    Taylor Francis, 2014
  32. "Redesigned CMOS (4 2) compressor for fast binary multipliers"
    , Ghassem Jaberipur, Ali Jahanian
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, Vol. 36, pp.111-115, 2014
  33. "Metro-on-FPGA a feasible solution to improve the congestion and routing resource management in future FPGAs"
    Armin Belghadr, Ali Jahanian
    INTEGRATION-THE VLSI JOURNAL, Vol. 47, pp.96-104, 2014
  34. "Improved CMOS (4 2) compressor designs for parallel multipliers"
    , Ghassem Jaberipur, Ali Jahanian
    COMPUTERS and ELECTRICAL ENGINEERING, Vol. 38, pp.1703-1716, 2012
  35. "Improved Timing Closure by Analytical Buffer and TSV Planning in Three-dimensional Chips"
    Ali Jahanian, rEZA Abdollahi
    IEICE ELECTRONICS EXPRESS (MSRT BLACKLIST), Vol. 9, pp.1849-1854, 2012
  36. "Trojan Vulnerability Map an Efficient Metric for Modeling and Improvement of Hardware Security Level"
    Abdolmahmood Bakhshizadeh, Ali Jahanian
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, Vol. 95, pp.1-9, 2012
  37. "Performance Improvement and Congestion Reduction of Large FPGAs using On-chip Microwave Interconnects"
    Armin Belghadr, Ali Jahanian
    IEICE TRANSACTIONS ON COMMUNICATIONS, Vol. 95, pp.1610-1618, 2012
  38. "Improved Line Tracking System for Autonomous Navigation of"
    Yahya Zare Khafri, Ali Jahanian
    INTERNATIONAL JOURNAL OF ROBOTICS and AUTOMATION, Vol. 30, pp.25-30, 2012
  39. "Parallelizing the FPGA Global Routing Algorithm on Multi-core Systems without Quality Degradation"
    , Ali Jahanian
    IEICE ELECTRONICS EXPRESS (MSRT BLACKLIST), Vol. 24, pp.2061-2067, 2011
  40. "Comparative Performance Evaluation of Large FPGAs with CNFET- and CMOS-based Switches in Nanoscale"
    , Ali Jahanian, - -
    JOURNAL NANO MICRO LETTERS, Vol. 3, pp.177-178, 2011
  41. "Using chip master planning in automatic ASIC design flow to improve performance and buffer resource management"
    Ali Jahanian,
    Journal of computer and robotics, pp.125-135, 2011
  42. "Comparative Performance Evaluation of Large FPGAs with CNFET and CMOS based Switches in Nanoscale"
    Mohammad Hossein Moaiyeri, Ali Jahanian, Keyvan Navi
    Nano-Micro Letters, Vol. 3, pp.178-188, 2011
  43. "Improved predictability timing yield and power consumption using hierarchical highways-on-chip planning methodology"
    Ali Jahanian, Morteza Saheb zamani, Hamid Safizadeh
    INTEGRATION-THE VLSI JOURNAL, Vol. 44, pp.123-135, 2011
  44. "Comparative Performance Evaluation of Large FPGAs with CNFET- and CMOS based Switches in Nanoscale"
    , Ali Jahanian, Keyvan Navi
    JOURNAL NANO MICRO LETTERS, Vol. 3, 2011
  45. "Early buffer planning with congestion control using buffer requirement map"
    Ali Jahanian, Morteza Saheb zamani
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, Vol. 5, pp.949-973, 2010
  46. "A Landmark-based Navigation System for High Speed Cars in the Roads with Branches"
    Mercedeh Sanjabi, Somayeh Maabi, Ali Jahanian,
    International Journal of Information Acquisition (IJIA), Vol. 6, pp.193-202, 2009
  47. "Higher routability and reduced crosstalk noise by asynchronous multiplexing of on-chip interconnects"
    Ali Jahanian, Morteza Saheb zamani
    Scientia Iranica, Vol. 17, 2009
  48. "An Improved Standard Cell Placement Methodology using Hybrid Analytic and Heuristic Techniques"
    Ali Jahanian, ,
    ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, Vol. 6, 2009
  49. "Evaluating the Metro-on-Chip Methodology to Improve the Congestion and Routability"
    Ali Jahanian, Mostafa Rezvani, Morteza Saheb zamani, Mehrdad Najibi
    Advances in Computer and Information Sciences and Engineering, pp.689-696, 2008
  50. "Using metro-on-chip in physical design flow for congestion and routability improvement"
    Ali Jahanian, Morteza Saheb zamani
    MICROELECTRONICS JOURNAL, Vol. 39, pp.261-274, 2008
  51. "Evaluation prediction and reduction of routing congestion"
    Mahdi Saeedi, Ali Jahanian, Morteza Saheb zamani
    MICROELECTRONICS JOURNAL, Vol. 38, pp.942-958, 2007
  52. "Metro-on-Chip an efficient physical design technique for congestion reduction"
    Ali Jahanian, Morteza Saheb zamani
    IEICE ELECTRONICS EXPRESS (MSRT BLACKLIST), Vol. 4, pp.510-516, 2007
  53. ""
    Farzaneh Ghobaddini ghasem abad, Ali Jahanian
    Vol. 17, pp.52-61, 2020
  54. ""
    Tahereh Yahya, Shohreh Zare karizi, Ali Jahanian
    Vol. 9, pp.96-109, 2017
  55. ""
    , Ali Jahanian
    the csi journal of computer science and engineering, Vol. 9, pp.34-41, 2011
  56. ""
    Ali Jahanian, Morteza Saheb zamani
    the csi journal of computer science and engineering, Vol. 5, pp.12-22, 2007

Conference Paper

  1. "Protecting the FPGA IPs against Higher-order Side Channel Attacks using Dynamic Partial Reconfiguration"
    Ario Kianazad, Hamed Hossein talaee, Ali Jahanian
    2020 20th International Symposium on Computer Architecture and Digital Systems (CADS), pp.1-6, 2020
  2. "Real Vulnerabilities in Partial Reconfigurable Design Cycles; Case Study for Implementation of Hardware Security Modules"
    Hanieh Jafarzadeh, Ali Jahanian
    2020 20th International Symposium on Computer Architecture and Digital Systems (CADS), 2020
  3. "Vulnerability Analysis Against Fault Attack in terms of the Timing Behavior of Fault Injection"
    Mahbube Fakhire, Ali Jahanian
    2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp.374-379, 2020
  4. ""
    Farzaneh Ghobaddini ghasem abad, Ali Jahanian
    CSICC 2020, 2020
  5. "High Accuracy Multi-input DNA Logic Gate using the Spatially Localized DNA structures"
    Ehsan Jamalzadeh, Ali Jahanian
    CSICC 2020, 2020
  6. "Security Improvement of FPGA Design Against Timing Side Channel Attack Using Dynamic Delay Management"
    Bayat-Makou Pourya, Ali Jahanian, Reshadi Media
    IEEE Canadian Conference on Electrical Computer Engineering (CCECE), 2018
  7. "Efficient Mapping of DNA Logic Circuits on Parallelized Digital Microfluidic Architcture"
    Zohreh Beiki, Maryam Taajobian, Ali Jahanian
    19th International Symposium on Computer Architecture and Digital Systems (CADS), pp.93-98, 2017
  8. "Scalable Security Path Methodology A Cost-security Trade-off to Protect FPGA IPs against Active and Passive Tampers"
    SHARAREH ZAMANZADEH, Ali Jahanian
    Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp.85-90, 2017
  9. "High-Performance General-Purpose Arithmetic Operations using the Massive Parallel DNA-based Computation"
    Mercedeh Sanjabi, Ali Jahanian, Maryam Tahmasbi
    EuroMicro Digital System Design (DSD2017), pp.543-546, 2017
  10. "Layout Vulnerability Reduction against Trojan Insertion using Security-aware White Space Distribution"
    Hamed Hossein Talaee, Ali Jahanian
    International Symposium on VLSI (ISVLSI), pp.551-555, 2017
  11. "A new Cell Placement Algorithm for Localized DNA Logic Circuits Mounted on Origami Surface"
    Sedighe Farhadtoosky, Ali Jahanian
    International Conference on DNA Computing and Molecular Programming (DNA22), pp.102-104, 2016
  12. "Isolating the Register-bank Trojans in General-purpose Microprocessors using Secure Programming"
    Peyman Talebian, Ali Jahanian
    1st International Conference on New Research Achievements in Electrical and Computer Engineering, 2016
  13. ""
    Ali Jahanian
    1st International Conference on New Research Achievements in Electrical and Computer Engineering, pp.436-443, 2016
  14. "Fault-tolerant architecture and CAD algorithm for field-programmable pin-constrained digital microfluidic biochips"
    Alireza Abdoli, Ali Jahanian
    CSI Symposium on Real-Time and Embedded Systems and Technologies (RTEST), 2015
  15. ""
    Bahareh Ahmadi Haji, Mehrshad Vosoughi, Ali Jahanian
    12th International ISC conference on Information security and cryptology, 2015
  16. ""
    SHARAREH ZAMANZADEH, Ali Jahanian
    12th International ISC conference on Information security and cryptology, 2015
  17. "DENA a Configurable Architecture for Multi-stage DNA Logic Circuit Design"
    Zohreh Beiki, Ali Jahanian
    International Conference on DNA Computing and Molecular Programming (DNA21), pp.17-18, 2015
  18. "A General-Purpose Field-Programmable Pin-Constrained Digital Microfluidic Biochip"
    Ali Jahanian
    International Symposium on Computer Architecture and digital systems ( CADS ), 2013
  19. "Improved performance and resource usage of FPGA using resource-aware design the case of decimal array multiplier"
    Adel Hosseiny, Saba Amanollahi Baharvand, Ali Jahanian
    International Symposium on Computer Architecture and digital systems ( CADS ), pp.121-122, 2013
  20. "RF resource planning in application specific integrated circuits to improve timing closure"
    Ali Jahanian
    International Symposium on Computer Architecture and digital systems ( CADS ), pp.131-132, 2013
  21. ""
    SHARAREH ZAMANZADEH, Ali Jahanian
    21st IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp.52-53, 2013
  22. "RF-Interconnect resource assignment and placement algorithms in application specific ICs to improve performance and reduce routing congestion"
    Ali Jahanian, Bahareh Poorshirazi
    Euromicro conference on digital system design, 2012
  23. "EJOP an extensible Java processor with reasonable performance/flexibility trade-off"
    Ali Jahanian
    EuroMicro Digital System Design(DSD), pp.415-418, 2012
  24. "Multiplexed switch box architecture in three-dimensional FPGAs to reduce silicon area and improve TSV usage"
    Marzieh Morshedzadeh, Ali Jahanian
    Great Lakes Symposium on VLSI (GLSVLSI)(2012), pp.303-306, 2012
  25. "ParSA parallel simulated annealing placement algorithm for multi-core systems"
    Ali Jahanian, Saba Amanollahi Baharvand, Negar Niralaee
    International Symposium on Computer Architecture and Digital Systems (CADS), 2012
  26. "Modeling evaluation and mitigation of SEU error in three-dimensional FPGAs"
    Ali Jahanian,
    International Symposium on Computer Architecture and Digital Systems (CADS), 2012
  27. "Improved performance and power consumption of three-dimensional FPGAs using Carbon Nanotube interconnects"
    Ali Jahanian
    International Symposium on Computer Architecture and Digital Systems (CADS), 2012
  28. "EduCAD an Efficient Flexible and Easily Revisable Physical Design Tool for Educational Purposes"
    Ali Jahanian, Saba Amanollahi Baharvand
    Design Automation and test(Date), 2012
  29. "Edu3 a simple and efficient platform for education of three-dimensional physical design automation algorithms"
    Ali Jahanian, Saba Amanollahi Baharvand
    Design Automation and test(Date), 2012
  30. "Landmark-based car navigation with overtake capability in multi-agent environments"
    Ali Jahanian,
    4th ICAART, 2012
  31. "VMAP a variation map-aware placement algorithm for leakage power reduction in FPGAs"
    Ali Jahanian
    14th euromicro conference on Digital System Design(DSD), 2011
  32. "A CNT/Metal Hybrid Routing Architecture to Improve Performance of Ultra-Large FPGAs"
    Ali Jahanian
    International Conference on Computer Design and Engineering (ICCDE) (2011 ), 2011
  33. "feasibility study of using the rf interconects in large fpgas to improve routing tracks usage"
    Ali Jahanian, Esfandiar Mehrshahi, Mohammad Taghi Teimoori
    2011IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2011
  34. "Congestion and Track Usage Improvement of Large FPGAs Using Metro-on-FPGA Methodology"
    Ali Jahanian
    Great Lakes Symposium on VLSI (GLSVLSI) (2011 ), pp.49-54, 2011
  35. "Chip master planning an efficient methodology to improve design closure and complexity management of ultra large chips"
    Ali Jahanian
    CSI Internationa Symposium on Computer Architecture and Digital Systems(CADS), 2010
  36. "A thermal-aware delay model for pass transistor in FPGA switch boxes"
    Ali Jahanian, Morteza Saheb zamani
    , 2010
  37. "A light - weght car navigation algorithm for high speed agents using wireless landmarks"
    Ali Jahanian,
    ICIA 2009 IEEE International Conference on Information and Automation, 2009
  38. "multi -domain clock skew scheduling - Aware register placementto optimize clock distribution network"
    Ali Jahanian,
    date (design automation test in europe, 2009
  39. "Improved timing closure by early buffer planning in floor-placement design flow"
    Ali Jahanian, Morteza Saheb zamani
    GLSVLSI, pp.558-563, 2009
  40. "improved performance and yield whih chip master planingdesign methodology"
    Ali Jahanian,
    GLSVLSI, 2009
  41. "Improved performance and yield with Chip Master planning design methodology"
    Ali Jahanian,
    Great Lakes Symposium on VLSI (GLSVLSI) (2009 ), 2009
  42. "Performance and timing yield enhancement using Highway-on-Chip Planning"
    Ali Jahanian
    EuroMicro Digital System Design(DSD), 2008
  43. "Performance improvement of physical retiming with shortcut insertion"
    Adel Dokhanchi, Mostafa Rezvani, Ali Jahanian, Morteza Saheb zamani
    IEEE computer society annual symposium on VLSI, pp.215-220, 2008
  44. "Multi-level buffer block planning and buffer insertion for large design circuits"
    Ali Jahanian, Morteza Saheb zamani
    IEEE computer society annual symposium on VLSI, pp.411-415, 2008
  45. "Using asynchronous serial transmission in physical design for congestion reduction"
    Ali Jahanian
    IEEE East-West Design and Test Conference, 2007
  46. "Prediction and reduction of routing congestion"
    Ali Jahanian
    International Symposium on Physical Design(ISPD), 2006
  47. "Efficient host-independent coprocessor architecture for speech coding algorithms"
    Ali Jahanian
    EuroMicro Digital System Design(DSD), 2005
  48. "Congestion prediction from metric definition to routing estimation"
    Ali Jahanian
    International Conference on Microelectronics, 2005
  49. "An efficient congestion reduction algorithm based on contour plotting"
    Ali Jahanian
    International Conference on Microelectronics, 2005
  50. "Area efficient low power and robust design for add-compare-select units"
    Ali Jahanian
    EuroMicro Digital System Design(DSD), 2004
  51. "Ant colony solution dynamic Steiner tree problem"
    Noorollah Ali, Ali Jahanian, Adibi Payman, Hashemi Tashakkori Seyed Mahdi
    the 7the Computer Society of Iran Computer Conference (CSICC 2002),
  52. ""
    Vahhab Samadi Bokharaie, Ali Jahanian
    , 2022
  53. "Flexible and Automatable Microfluidic-based Architecture and CAD Algorithm for Implementation of Large DNA Digital Storage"
    Mostafa PourAsadollah, Taajobian Maryam, Ali Jahanian
    , 2022
  54. "OVR: a Practical Metric for Vulnerability Assessment of Digital Circuits against Side-channel Attacks"
    Vahhab Samadi Bokharaie, Ali Jahanian
    , 2022
  55. "Cost-Effective and Practical Countermeasure against the Template Side Channel Attack"
    Farshideh Kordi, Hamed Hossein talaee, Ali Jahanian
    , pp.54-60, 2020
  56. "Analysis of Geometrical Parameters for Remote Side-Channel Attacks on Multi-Tenant FPGAs"
    Milad Salimian, Ali Jahanian
    , pp.21-29, 2020
  57. "A New Nano-scale Differential Logic Style for Power Analysis Attack"
    Ali Jahanian
    26th Iranian Conference on Electrical Engineering, 2018
  58. ""
    Melika sadat Masoud, Ali Jahanian
    CSICC 2018, 2018
  59. "Security Improvement of FPGA Configuration File Against the Reverse Engineering Attack"
    Shahram Shahabi Ahangarkolaei, SHARAREH ZAMANZADEH, Ali Jahanian
    13th International ISC Conference on Information Security and Cryptology (ISCISC 2016), pp.101-105, 2016
  60. "Drug Discovery Evolution Using the Customized Digital Microfluidic Biochips"
    Shadi Momtahen, Taajobian Maryam, Ali Jahanian
    ICEE 2016, 2016
  61. "Design of CAD ASIP for JIT extensible processor Case study on PathFinder routing algorithm"
    Seyedhassan Daryanavard, Mohammad Eshghi, Ali Jahanian
    23rd Iranian Conference on Electerical Engineering, 2015
  62. "Design of CAD ASIP for JIT extensible processor case study on Simulated Annealing placer"
    Ali Jahanian
    I, 2014
  63. ""
    Seyedeh Atefeh Taheri Tari, Ali Jahanian
    I, 2014
  64. ""
    Abbas Haddad, Ali Jahanian
    I, 2014
  65. ""
    Ali Jahanian, Mahya Samdaliri, Mohammad Hossein Moaiyeri
    , pp.950-955, 2014
  66. ""
    Ali Jahanian
    , 2013
  67. ""
    Ali Jahanian
    , 2013
  68. "A new nanowire-based FPGA to improve routing congestion and routability"
    Ali Jahanian
    Sharif Conference on Future Electronics, 2013
  69. "Clock tree network using hybrid RF/metal clock routing"
    Ali Jahanian
    Sharif Conference on Future Electronics, 2013
  70. "TrueFlex A Flexible and Efficient Evaluation Platform for Networked Automotive Systems"
    Seyedali Marashi, Ali Jahanian
    ICEE2012, 2012
  71. "Design implementation and improvement of decimal parallel multiplier on ASIC and FPGA"
    Amin Malekpoor, Ali Jahanian
    ICEE2012, 2012
  72. "Redesigned CMOS (4 2) compressor for fast binary multipliers"
    Ghassem Jaberipur, Ali Jahanian
    ICEE2012, 2012
  73. "Architecture and custom instructions for customizing the Java processor to improve execution performance"
    Ali Jahanian,
    ICEE2012, 2012
  74. ""
    Ghassem Jaberipur, Ali Jahanian
    , pp.300-305, 2012
  75. "Buffer planning using the buffer requirement map with congestion control"
    Ali Jahanian
    The 13th CsI international computer conference (CSIC 2008), 2008
  76. "Buffer insertion during placement with floorplanning information"
    Ali Jahanian
    Csicc 2007, 2007
  77. "Feasibility of using component based software formal verification by hardware formal verification tools"
    Ali Jahanian
    the 11the Computer Society of Iran Computer Conference (CSICC 2006), 2006
  78. "A hybrid heuristically and mathematically approach for VLSI standard cell placement"
    Ali Jahanian
    the 11the Computer Society of Iran Computer Conference (CSICC 2006), 2006
  79. "Parallelizing the PathFinder Global Routing Algorithm using Multi-core Systems"
    Ali Jahanian
    The 19th Iranian Conference on Electrical Engineering, 2005
  80. "Using On-chip RF-Interconnects to Optimize Clock Distribution Network In 19th Iranian Conference on Electrical Engineering (ICEE)"
    Ali Jahanian
    The 19th Iranian Conference on Electrical Engineering, 2005
  81. "Hardware-Software Co-Simulation"
    Ali Jahanian
    , 1999
  82. ""
    Shahram Shahabi Ahangarkolaei, Ali Jahanian
    , 1992